


Distributed Clock Useful Skew to Reduce Peak Current


Methodology : Flatten Mode



Motivation & Objective


- For synchronous digital designs, the huge peak current are induced by concurrently switching of clock buffer tree, simultaneous triggering sequential logic and the signal propagation through the sequential logic to the large amount of combination logic.
- Traditional clock tree synthesis approach, zero clock skew is first priority to gain max frequency, and apply useful skew if frequency still can't reach. But about the useful skew of sequential logic with positive slack, there is no particular application.
- We are proposing a methodology of utilizing useful skew of sequential logic with positive slack. Applying clock latency constraint for CTS to distribute the simultaneous switching of sequential logic.

Methodology : Two Cluster Mode




PreCTS Clock Latency Analysis

- On PreCTS stage, specify parameters for skew adjustment
 - View timing slack histogram of the worst scenario, decide the +slack range for adjustment



PostRoute Current Waveform




Conclusions

- The reduction of simultaneous switching of sequential logic is related to peak current positively. But why the reduction ratio is not direct proportion?
 - The power of sequential logic is only 6% of total power (comb. is 39.7%, clock network 38.5%, memory 15.7%), our method is only to distribute sequential logic & memory part.
- The effect of Power/Leakage reduction at PostRoute stage will be less caused by timing margin has already been applied for clock tree latency distribution.
- Distribution clock tree latency is focus on adjustment skew of positive slack, the CCD is focus on negative slack, so both methods can apply together w/o concern.

Future Works

- Support MCMM modes

PostCTS Clock Latency Distribution



Evaluation Results

	Original Flow	New Flow (Peak Current Reduction)	Difference (Org/New)
Area (um²)	374392	379698	+1.4%
Timing (WNS/TNS/NVE)	Setup (-0.16/-18.5/3059) Hold (-0.12/-2.25/363)	Setup (-0.14/-39.4/4157) Hold (-0.13/-9.9/696)	Setup (+0.02/-20.9/1098) Hold (-0.01/-7.65/333)
Total Power (Watt)	0.3826	0.3912	+2.2%
IR (SIR / DIR)	1.35% / 6.74%	1.37% / 6.34%	+0.02% / -0.4%
Peak Current (A)	2.571	2.226	-13.4%
Flow Complexity	NA	3 APR commands & 2 check points (PostCTS & PostRoute)	